GEFÖRDERT VOM





Bundesministerium für Bildung und Forschung

IMPLEMENTATION OF TRACKING ALGORITHMS FOR LIVE RECONSTRUCTION USING AI PROCESSORS


Klaus Desch Jochen Kaminski Michael Lupberger Stephen Neuendorffer **Patrick Schwäbig**

2022 DPG Spring Meeting Heidelberg, 3/23/2022





- Dark photon experiment, electron on target
- To be built at the ELSA accelerator at University of Bonn



- Low signal expected, want to measure 4x10¹⁴ electrons
- For more information see T 64.8, directly after this talk, but different sessions
- Want sophisticated, fast trigger


 \rightarrow Use hardware accelerated algorithms for the trigger \rightarrow live tracking

• This talk: pattern recognition with hardware-accelerated neural network



- Evaluation board VCK190
- Versal VC1902 Adaptive Compute Acceleration Platform (ACAP)
- 400 Al processors ("Al engines"), nearly 2M logic cells (FPGA),
 2k DSPs, Arm CPU, Arm RPU
 - Board with
 - 8 GB DDR4 RAM
 - QSFP28 for 100 Gbit Ethernet-


Source: XilinX, https://www.xilinX.com/products/boards-and-kits/vck190.html



- Using Timepix3 chip \rightarrow ToT, ToA, Position for each hit \rightarrow read out with ACAP
- Build a graph...




BUILDING NEURAL NETWORK INPUT






BUILDING NEURAL NETWORK INPUT









- Classify edges: true edge or false edge
 - \rightarrow Retrieve original track (pattern recognition)
- Use Interaction Network* which is a type of Graph Neural Network (GNN)
- Uses graph (hits and possible connections) as input
- Input graph **is not** the neural network (which can also be shown as a graph)
- GNNs generalization of other NNs: data is not 2D or 1D anymore

* described in DeZoort et al. (2021)









AI Engines of VCK190:

• Highly parallelized: SIMD VLIW



Source: Xilinx UG1079






Source: Xilinx UG1079



Al Engines of VCK190:

- Highly parallelized: SIMD VLIW
- VLIW → Simultaneous execution of:
 - Loading data
 - Storing data
 - Computations (scalar and vector → SIMD)
- Running at 1 GHz
- 8 Accumulators for 32b floating-point operations




Source: Xilinx UG1079



Al Engines of VCK190:

- Highly parallelized: SIMD VLIW
- VLIW \rightarrow Simultaneous execution of:
 - Loading data
 - Storing data
 - Computations (scalar and vector → SIMD)
- Running at 1 GHz
- 8 Accumulators for 32b floating-point operations




Source: Xilinx UG1079



Al Engines of VCK190:

- Highly parallelized: SIMD VLIW
- VLIW \rightarrow Simultaneous execution of:
 - Loading data
 - Storing data
 - Computations (scalar and vector → SIMD)
- Running at 1 GHz
- 8 Accumulators for 32b floating-point operations




Source: Xilinx UG1079




Al Engines of VCK190:

- Highly parallelized: SIMD VLIW
- VLIW \rightarrow Simultaneous execution of:
 - Loading data
 - Storing data
 - Computations (scalar and vector → SIMD)
- Running at 1 GHz
- 8 Accumulators for 32b floating-point operations



Source: Xilinx UG1079






1) Loop possible connections:

• Run neural network "R1" \rightarrow AIE 1








1) Loop possible connections/8:

• Run neural network "R1" \rightarrow AIE 1

...with 8 accumulators!

Con. 1:	ToA _{Start}	ToA _{End}	ToT _{Start}	ToT_{End}
Con. 2:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT_{End}
Con. 3:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT _{End}
Con. 4:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT_{End}
Con. 5:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT _{End}
Con. 6:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT_{End}
Con. 7:	ToA _{Start}	ToA _{End}	ToT _{Start}	ToT _{End}
Con. 8:	ToA _{Start}	ToA _{End}	ToT _{Start}	ToT _{End}





1) Loop possible connections/8:

• Run neural network "R1" \rightarrow AIE 1

...with 8 accumulators!


Con. 9:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT _{End}
Con.10:	ToA_{Start}	ToA_{End}	ToT _{Start}	ToT_{End}
Con.11:	ToA_{Start}	ToA_{End}	ToT _{Start}	ToT _{End}
Con. 12:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT_{End}
Con.13:	ToA_{Start}	ToA_{End}	ToT _{Start}	ToT _{End}
Con.14:	ToA_{Start}	ToA_{End}	ToT _{Start}	ToT_{End}
Con. 15:	ToA _{Start}	ToA_{End}	ToT _{Start}	ToT _{End}
Con. 16:	ToA _{Start}	ToA _{End}	ToT _{Start}	ToT _{End}



- Status: Implemented, currently improving performance
- Targeting O(µs) to classify each graph
- 32b floating-point → Quantize the NN? Use 8b integer, x16 speedup
- Could also include FPGA-part of ACAP
- Only using **5** Al engines! Space to go faster or do more



- Status: Implemented, currently improving performance
- Targeting O(µs) to classify each graph
- 32b floating-point → Quantize the NN? Use 8b integer, x16 speedup
- Could also include FPGA-part of ACAP
- Only using **5** Al engines! Space to go faster or do more:
 - Build tracks
 - Fit tracks, e.g. using a Kalman filter:





Thanks for your attention!

Questions?